A Coarse-Grain FPGA Overlay for Executing Data Flow Graphs
نویسندگان
چکیده
We explore the feasibility of using a coarse-grain overlay to transparently and dynamically accelerate the execution of hot segments of code that run on soft processors. The overlay, referred to as the Virtual Dynamically Reconfigurable (VDR), is tuned to realize data flow graphs in which nodes are machine instructions and the edges are inter-instruction dependences. A VDR consists of an array of functional units that are interconnected by a set of programmable switches. It can be rapidly configured by the soft processor at run-time to implement a given data flow graph. The use of a VDR overcomes two key challenges with run-time translation of code into circuits: the prohibitive compile time of standard synthesis tools and the limited run-time reconfigurability of commodity FPGAs. We conduct a preliminary evaluation that shows that the execution of a benchmark can be sped up by up to 9X over a Nios II processor using a benchmark-specific VDR overlay. The overlay incurs a 6.4X penalty in resources compared to Nios II. This work is a resubmission of earlier work that appeared in FCCM
منابع مشابه
A design flow for speeding-up dsp applications in heterogeneous reconfigurable systems
In this paper, we propose a method for speeding-up Digital Signal Processing applications by partitioning them between the reconfigurable hardware blocks of different granularity and mapping critical parts of applications on coarse-grain reconfigurable hardware. The reconfigurable hardware blocks are embedded in a heterogeneous reconfigurable system architecture. The fine-grain part is implemen...
متن کاملMORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing
This paper presents a new coarse-grain reconfigurable array optimized for multimedia processing. The system has been designed to provide a dense support for arithmetic operations, wide internal data bandwidth and efficiently distributed memory resources. All these characteristics are combined into a cohesive structure that efficiently supports a block-level pipelined dataflow, which is particul...
متن کاملOverlay Architectures for FPGA-Based Software Packet Processing
Overlay Architectures for FPGA-Based Software Packet Processing Martin Labrecque Doctor of Philosophy Graduate Department of Electrical and Computer Engineering University of Toronto 2011 Packet processing is the enabling technology of networked information systems such as the Internet and is usually performed with fixed-function custom-made ASIC chips. As communication protocols evolve rapidly...
متن کاملSpeedups from Executing Critical Software Segments to Coarse-Grain Reconfigurable Logic
In this paper, we propose a hardware/software partitioning method for improving applications’ performance in embedded systems. Critical software parts are accelerated on hardware of a single-chip generic system comprised by an embedded processor and coarse-grain reconfigurable hardware. The reconfigurable hardware is realized by a 2-Dimensional array of Processing Elements. A list-based mapping...
متن کاملDataflow-Based Mapping of Computer Vision Algorithms onto FPGAs
We develop a design methodology for mapping computer vision algorithms onto an FPGA through the use of coarse-grain reconfigurable dataflow graphs as a representation to guide the designer. We first describe a new dataflow modeling technique called homogeneous parameterized dataflow (HPDF), which effectively captures the structure of an important class of computer vision applications. This form...
متن کامل